

# LMH6642EP/LMH6643EP/LMH6644EP Enhanced Plastic Low Power, 130MHz, 75mA Rail-to-Rail Output Amplifiers

## **General Description**

The LMH664XEP family true single supply voltage feedback amplifiers offer high speed (130MHz), low distortion (–62dBc), and exceptionally high output current (approximately 75mA) at low cost and with reduced power consumption when compared against existing devices with similar performance.

Input common mode voltage range extends to 0.5V below  $V^-$  and 1V from  $V^+$ . Output voltage range extends to within 40mV of either supply rail, allowing wide dynamic range especially desirable in low voltage applications. The output stage is capable of approximately 75mA in order to drive heavy loads. Fast output Slew Rate  $(130V/\mu s)$  ensures large peak-to-peak output swings can be maintained even at higher speeds, resulting in exceptional full power bandwidth of 40MHz with a 3V supply. These characteristics, along with low cost, are ideal features for a multitude of industrial and commercial applications.

Careful attention has been paid to ensure device stability under all operating voltages and modes. The result is a very well behaved frequency response characteristic (0.1dB gain flatness up the 12MHz under 150 $\Omega$  load and  $A_V=+2)$  with minimal peaking (typically 2dB maximum) for any gain setting and under both heavy and light loads. This along with fast settling time (68ns) and low distortion allows the device to operate well in ADC buffer, and high frequency filter applications as well as other applications.

This device family offers professional quality video performance with low DG (0.01%) and DP (0.01°) characteristics. Differential Gain and Differential Phase characteristics are also well maintained under heavy loads (150 $\Omega$ ) and throughout the output voltage range. The LMH664XEP family is offered in single (LMH6642EP), dual (LMH6643EP), and quad (LMH6644EP) options. See ordering information for packages offered.

#### **ENHANCED PLASTIC**

- Extended Temperature Performance of -40°C to +85°C
- Baseline Control Single Fab & Assembly Site
- Process Change Notification (PCN)
- · Qualification & Reliability Data
- Solder (PbSn) Lead Finish is standard
- Enhanced Diminishing Manufacturing Sources (DMS) Support

## **Features**

 $(V_S=\pm 5V,\, T_A=25^{\circ}C,\, R_L=2k\Omega,\, A_V=+1.$  Typical values unless specified).

■ -3dB BW (A<sub>V</sub> = +1)
 ■ Supply voltage range
 2.7V to 12.8V

■ Slew rate (Note 11),  $(A_V = -1)$  130V/µs

Supply current (no load) 2.7mA/amp

Output short circuit current +115mA/-145mA
 Linear output current ±75mA

■ Input common mode volt. 0.5V beyond V<sup>-</sup>, 1V from V<sup>+</sup>

■ Output voltage swing 40mV from rails

■ Input voltage noise (100kHz) 17nV/ √Hz

■ Input current noise (100kHz) 0.9pA/ √Hz

■ THD (5MHz,  $R_L = 2k\Omega$ ,  $V_O = 2V_{PP}$ ,  $A_V = +2$ ) -62dBc

■ Settling time 68ns

■ Fully characterized for 3V, 5V, and ±5V

■ Overdrive recovery 100ns

■ Output short circuit protected (Note 14)

■ No output phase reversal with CMVR exceeded

## **Applications**

- Selected Military Applications
- Selected Avionics Applications

## **Ordering Information**

PART NUMBER	VID PART NUMBER	NS PACKAGE NUMBER (Note 3)
LMH6642MFXEP	V62/04625-01	MF05A
LMH6643MAXEP	V62/04625-02	M08A
LMH6644MAXEP	V62/04625-03	M14A
(Notes 1, 2)	TBD	TBD

Note 1: For the following (Enhanced Plastic) versions, check for availability: LMH6642MAEP, LMH6642MAXEP, LMH6642MFEP, LMH6643MAEP, LMH6643MMEP, LMH6643MMXEP, LMH6644MAEP, LMH6644MTEP, LMH6644MTXEP. Parts listed with an "X" are provided in Tape & Reel and parts without an "X" are in Rails.

Note 2: FOR ADDITIONAL ORDERING AND PRODUCT INFORMATION, PLEASE VISIT THE ENHANCED PLASTIC WEB SITE AT: www.national.com/mil

Note 3: Refer to package details under Physical Dimensions

## **Absolute Maximum Ratings** (Note 4)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

ESD Tolerance 2KV (Note 5) 200V (Note 12)

 $V_{IN}$  Differential  $\pm 2.5V$  Output Short Circuit Duration (Note 6), (Note 14)

Supply Voltage (V<sup>+</sup> - V<sup>-</sup>) 13.5V

Voltage at Input/Output pins  $V^+ +0.8V$ ,  $V^- -0.8V$ Input Current  $\pm 10$ mA Storage Temperature Range  $-65^{\circ}$ C to  $+150^{\circ}$ C

Junction Temperature (Note 7)

Infrared or Convection Reflow(20 sec) 235°C Wave Soldering Lead Temp.(10 sec) 260°C

## **Operating Ratings** (Note 4)

Supply Voltage (V<sup>+</sup> – V<sup>-</sup>) 2.7V to 12.8V Junction Temperature Range (Note 7)  $-40^{\circ}$ C to  $+85^{\circ}$ C

Package Thermal Resistance (Note 7)  $(\theta_{JA})$ 

 SOT23-5
 265°C/W

 SOIC-8
 190°C/W

 MSOP-8
 235°C/W

 SOIC-14
 145°C/W

 TSSOP-14
 155°C/W

Soldering Information

## **3V Electrical Characteristics**

Unless otherwise specified, all limits guaranteed for at  $T_J = 25^{\circ}C$ ,  $V^+ = 3V$ ,  $V^- = 0V$ ,  $V_{CM} = V_O = V^+/2$ , and  $R_L = 2k\Omega$  to  $V^+/2$ . **Boldface** limits apply at the temperature extremes.

+150°C

Symbol	Parameter	Conditions	Min (Note 9)	Typ (Note 8)	Max (Note 9)	Units
BW	-3dB BW	$A_V = +1, V_{OUT} = 200 \text{mV}_{PP}$	80	115	, ,	
		$A_V = +2, -1, V_{OUT} = 200 \text{mV}_{PP}$		46		MHz
BW <sub>0.1dB</sub>	0.1dB Gain Flatness	$A_V = +2$ , $R_L = 150\Omega$ to V+/2, $R_L = 402\Omega$ , $V_{OUT} = 200 \text{mV}_{PP}$		19		MHz
PBW	Full Power Bandwidth	$A_V = +1, -1 dB, V_{OUT} = 1 V_{PP}$		40		MHz
e <sub>n</sub>	Input-Referred Voltage Noise	f = 100kHz		17		N// /II
		f = 1kHz		48		nV/ √Hz
i <sub>n</sub>	Input-Referred Current Noise	f = 100kHz		0.90		A / /!!
		f = 1kHz		3.3		pA/ √Hz
THD	Total Harmonic Distortion	$f = 5MHz, V_O = 2V_{PP}, A_V = -1,$ $R_L = 100\Omega$ to V <sup>+</sup> /2		-48		dBc
DG	Differential Gain	$V_{CM}$ = 1V, NTSC, $A_V$ = +2 $R_L$ =150 $\Omega$ to V <sup>+</sup> /2		0.17		%
		$R_L = 1k\Omega$ to $V^+/2$		0.03		
DP	Differential Phase	$V_{CM} = 1V$ , NTSC, $A_V = +2$ $R_L = 150\Omega$ to $V^+/2$		0.05		deg
		$R_L = 1k\Omega$ to V+/2		0.03		
CT Rej.	Cross-Talk Rejection	f = 5MHz, Receiver: $R_f = R_q = 510\Omega$ , $A_V = +2$		47		dB
T <sub>S</sub>	Settling Time	$V_{O} = 2V_{PP}, \pm 0.1\%, 8pF Load, V_{S} = 5V$		68		ns
SR	Slew Rate (Note 11)	$A_{V} = -1, V_{I} = 2V_{PP}$	90	120		V/µs
V <sub>OS</sub>	Input Offset Voltage			±1	±5 <b>±7</b>	mV
TC V <sub>os</sub>	Input Offset Average Drift	(Note 15)		±5		μV/°C
I <sub>B</sub>	Input Bias Current	(Note 10)		-1.50	-2.60 <b>-3.25</b>	μΑ
I <sub>os</sub>	Input Offset Current			20	800 <b>1000</b>	nA
R <sub>IN</sub>	Common Mode Input Resistance			3		MΩ
C <sub>IN</sub>	Common Mode Input Capacitance			2		pF

## 3V Electrical Characteristics (Continued)

Unless otherwise specified, all limits guaranteed for at  $T_J = 25^{\circ}C$ ,  $V^+ = 3V$ ,  $V^- = 0V$ ,  $V_{CM} = V_O = V^+/2$ , and  $R_L = 2k\Omega$  to  $V^+/2$ . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (Note 9)	Typ (Note 8)	Max (Note 9)	Units
CMVR	Input Common-Mode Voltage Range	CMRR ≥ 50dB	(14010-0)	-0.5	-0.2 - <b>0.1</b>	V
			1.8 <b>1.6</b>	2.0		V
CMRR	Common Mode Rejection Ratio	V <sub>CM</sub> Stepped from 0V to 1.5V	72	95		dB
A <sub>VOL</sub>	Large Signal Voltage Gain	$V_O = 0.5V$ to 2.5V $R_L = 2k\Omega$ to $V^+/2$	80 <b>75</b>	96		dB
		$V_{O} = 0.5V \text{ to } 2.5V$ $R_{L} = 150\Omega \text{ to } V^{+}/2$	74 <b>70</b>	82		αь
V <sub>O</sub>	Output Swing	$R_L = 2k\Omega$ to V <sup>+</sup> /2, $V_{ID} = 200$ mV	2.90	2.98		V mV
	High	$R_L = 150\Omega$ to V <sup>+</sup> /2, $V_{ID} = 200$ mV	2.80	2.93		
	Output Swing	$R_L = 2k\Omega$ to V <sup>+</sup> /2, $V_{ID} = -200$ mV		25	75	
	Low	$R_L = 150\Omega$ to V <sup>+</sup> /2, $V_{ID} = -200$ mV		75	150	IIIV
I <sub>sc</sub>	Output Short Circuit Current	Sourcing to V+/2 V <sub>ID</sub> = 200mV (Note 13)	50 <b>35</b>	95		
		Sinking to V <sup>+</sup> /2 V <sub>ID</sub> = -200mV (Note 13)	55 <b>40</b>	110		mA
I <sub>OUT</sub>	Output Current	V <sub>OUT</sub> = 0.5V from either supply		±65		mA
+PSRR	Positive Power Supply Rejection Ratio	$V^{+} = 3.0V$ to 3.5V, $V_{CM} = 1.5V$	75	85		dB
Is	Supply Current (per channel)	No Load		2.70	4.00 <b>4.50</b>	mA

## **5V Electrical Characteristics**

Unless otherwise specified, all limits guaranteed for at  $T_J = 25^{\circ}C$ ,  $V^+ = 5V$ ,  $V^- = 0V$ ,  $V_{CM} = V_O = V^+/2$ , and  $R_L = 2k\Omega$  to  $V^+/2$ . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min	Тур	Max	Units	
			(Note 9)	(Note 8)	(Note 9)		
BW	-3dB BW	$A_V = +1$ , $V_{OUT} = 200 \text{mV}_{PP}$	90	120		MHz	
		$A_V = +2, -1, V_{OUT} = 200 \text{mV}_{PP}$		46		IVITZ	
BW <sub>0.1dB</sub>	0.1dB Gain Flatness	$A_V = +2$ , $R_L = 150\Omega$ to V+/2,		15		MHz	
		$R_f = 402\Omega$ , $V_{OUT} = 200 \text{mV}_{PP}$		15		IVITIZ	
PBW	Full Power Bandwidth	$A_V = +1, -1dB, V_{OUT} = 2V_{PP}$		22		MHz	
e <sub>n</sub>	Input-Referred Voltage Noise	f = 100kHz		17		nV/ √Hz	
		f = 1kHz		48		1 IIV/ \/ HZ	
i <sub>n</sub>	Input-Referred Current Noise	f = 100kHz		0.90		pA/ √Hz	
		f = 1kHz		3.3			
THD	Total Harmonic Distortion	$f = 5MHz, V_O = 2V_{PP}, A_V = +2$		-60		dBc	
DG	Differential Gain	NTSC, A <sub>V</sub> = +2		0.16	0.16		
		$R_L = 150\Omega$ to V <sup>+</sup> /2			9	%	
		$R_L = 1k\Omega$ to $V^+/2$		0.05			
DP	Differential Phase	NTSC, $A_V = +2$		0.05		deg	
		$R_L = 150\Omega$ to V <sup>+</sup> /2		0.05			
		$R_L = 1k\Omega$ to $V^+/2$		0.01			
CT Rej.	Cross-Talk Rejection	f = 5MHz, Receiver:		47		dB	
		$R_f = R_g = 510\Omega, A_V = +2$		77		uD.	
$T_S$	Settling Time	$V_O = 2V_{PP}, \pm 0.1\%, 8pF Load$		68		ns	

## **5V Electrical Characteristics** (Continued)

Unless otherwise specified, all limits guaranteed for at  $T_J = 25^{\circ}C$ ,  $V^+ = 5V$ ,  $V^- = 0V$ ,  $V_{CM} = V_O = V^+/2$ , and  $R_L = 2k\Omega$  to  $V^+/2$ . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
			(Note 9)	(Note 8)	(Note 9)	
SR	Slew Rate (Note 11)	$A_V = -1$ , $V_I = 2V_{PP}$	95	125		V/µs
$V_{OS}$	Input Offset Voltage			±1	±5 <b>±7</b>	mV
TC V <sub>os</sub>	Input Offset Average Drift	(Note 15)		±5		μV/°C
I <sub>B</sub>	Input Bias Current	(Note 10)		-1.70	-2.60 <b>-3.25</b>	μΑ
I <sub>os</sub>	Input Offset Current			20	800 <b>1000</b>	nA
R <sub>IN</sub>	Common Mode Input Resistance			3		MΩ
C <sub>IN</sub>	Common Mode Input Capacitance			2		pF
CMVR	Input Common-Mode Voltage Range	CMRR ≥ 50dB		-0.5	-0.2 <b>-0.1</b>	
			3.8 <b>3.6</b>	4.0		V
CMRR	Common Mode Rejection Ratio	V <sub>CM</sub> Stepped from 0V to 3.5V	72	95		dB
A <sub>VOL</sub>	Large Signal Voltage Gain	$V_O = 0.5V$ to $4.50V$ $R_L = 2k\Omega$ to $V^+/2$	86 <b>82</b>	98		4D
		$V_{O} = 0.5V \text{ to } 4.25V$ $R_{L} = 150\Omega \text{ to } V^{+}/2$	76 <b>72</b>	82		dB
Vo	Output Swing	$R_L = 2k\Omega$ to V+/2, $V_{ID} = 200$ mV	4.90	4.98		V
	High	$R_L = 150\Omega \text{ to } V^+/2, V_{ID} = 200\text{mV}$	4.65	4.90		V
	Output Swing	$R_L = 2k\Omega$ to V <sup>+</sup> /2, $V_{ID} = -200$ mV		25	100	m\/
	Low	$R_L = 150\Omega$ to V <sup>+</sup> /2, $V_{ID} = -200$ mV		100	150	- mV
I <sub>SC</sub>	Output Short Circuit Current	Sourcing to V <sup>+</sup> /2 V <sub>ID</sub> = 200mV (Note 13)	55 <b>40</b>	115		mA
		Sinking to V <sup>+</sup> /2 $V_{ID} = -200$ mV (Note 13)	70 <b>55</b>	140		IIIA
I <sub>OUT</sub>	Output Current	V <sub>O</sub> = 0.5V from either supply		±70		mA
+PSRR	Positive Power Supply Rejection Ratio	V <sup>+</sup> = 4.0V to 6V	79	90		dB
I <sub>S</sub>	Supply Current (per channel)	No Load		2.70	4.25 <b>5.00</b>	mA

## **±5V Electrical Characteristics**

Unless otherwise specified, all limits guaranteed for at  $T_J = 25^{\circ}C$ ,  $V^+ = 5V$ ,  $V^- = -5V$ ,  $V_{CM} = V_O = 0V$  and  $R_L = 2k\Omega$  to ground. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (Note 9)	Typ (Note 8)	Max (Note 9)	Units
BW	-3dB BW	$A_V = +1$ , $V_{OUT} = 200 \text{mV}_{PP}$	95	130		MHz
		$A_V = +2, -1, V_{OUT} = 200 \text{mV}_{PP}$		46		IVITZ
BW <sub>0.1dB</sub>	0.1dB Gain Flatness	$A_V = +2$ , $R_L = 150\Omega$ to V+/2,		12		MHz
		$R_f = 806\Omega$ , $V_{OUT} = 200 \text{mV}_{PP}$		12		IVII IZ
PBW	Full Power Bandwidth	$A_V = +1, -1dB, V_{OUT} = 2V_{PP}$		24		MHz
e <sub>n</sub>	Input-Referred Voltage Noise	f = 100kHz		17		nV/ √Hz
		f = 1kHz		48		IIV/ \/ MZ

 $\pm 5V$  Electrical Characteristics (Continued) Unless otherwise specified, all limits guaranteed for at  $T_J = 25^{\circ}C$ ,  $V^+ = 5V$ ,  $V^- = -5V$ ,  $V_{CM} = V_O = 0V$  and  $R_L = 2k\Omega$  to ground. Boldface limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (Note 9)	Typ (Note 8)	Max (Note 9)	Units
i <sub>n</sub>	Input-Referred Current Noise	f = 100kHz		0.90		pA/√Hz
		f = 1kHz		3.3		PAV V ПZ
THD	Total Harmonic Distortion	$f = 5MHz, V_O = 2V_{PP}, A_V = +2$		-62		dBc
DG	Differential Gain	NTSC, $A_V = +2$ $R_L = 150\Omega$ to $V^+/2$		0.15		%
		$R_L = 1k\Omega$ to V <sup>+</sup> /2		0.01		
DP	Differential Phase	NTSC, $A_V = +2$ $R_L = 150\Omega$ to $V^+/2$		0.04		deg
		$R_L = 1k\Omega$ to V <sup>+</sup> /2		0.01		
CT Rej.	Cross-Talk Rejection	f = 5MHz, Receiver: $R_f = R_g = 510\Omega$ , $A_V = +2$		47		dB
T <sub>s</sub>	Settling Time	$V_{O} = 2V_{PP}, \pm 0.1\%, 8pF Load,$ $V_{S} = 5V$		68		ns
SR	Slew Rate (Note 11)	$A_V = -1$ , $V_I = 2V_{PP}$	100	135		V/µs
V <sub>OS</sub>	Input Offset Voltage			±1	±5 <b>±7</b>	mV
TC V <sub>os</sub>	Input Offset Average Drift	(Note 15)		±5		μV/°C
I <sub>B</sub>	Input Bias Current	(Note 10)		-1.60	-2.60 <b>-3.25</b>	μA
I <sub>os</sub>	Input Offset Current			20	800 <b>1000</b>	nA
R <sub>IN</sub>	Common Mode Input Resistance			3		МΩ
C <sub>IN</sub>	Common Mode Input Capacitance			2		pF
CMVR	VR Input Common-Mode Voltage Range	CMRR ≥ 50dB		-5.5	-5.2 <b>-5.1</b>	V
			3.8 <b>3.6</b>	4.0		v
CMRR	Common Mode Rejection Ratio	V <sub>CM</sub> Stepped from –5V to 3.5V	74	95		dB
A <sub>VOL</sub>	Large Signal Voltage Gain	$V_O = -4.5V$ to 4.5V, $R_L = 2k\Omega$	88 <b>84</b>	96		
		$V_O = -4.0V$ to 4.0V, $R_L = 150\Omega$	78 <b>74</b>	82		dB
V <sub>O</sub>	Output Swing	$R_L = 2k\Omega$ , $V_{ID} = 200mV$	4.90	4.96		.,
	High	$R_{L} = 150\Omega, V_{ID} = 200 \text{mV}$	4.65	4.80		V
	Output Swing	$R_L = 2k\Omega$ , $V_{ID} = -200$ mV		-4.96	-4.90	.,
	Low	$R_L = 150\Omega, V_{ID} = -200 \text{mV}$		-4.80	-4.65	V
sc	Output Short Circuit Current	Sourcing to Ground V <sub>ID</sub> = 200mV (Note 13)	60 <b>35</b>	115		
		Sinking to Ground  V <sub>ID</sub> = -200mV (Note 13)	85 <b>65</b>	145		mA
I <sub>OUT</sub>	Output Current	$V_O = 0.5V$ from either supply	±75			mA
PSRR	Power Supply Rejection Ratio	$(V^+, V^-) = (4.5V, -4.5V)$ to $(5.5V, -5.5V)$	78	90		dB
I <sub>s</sub>	Supply Current (per channel)	No Load		2.70	4.50 <b>5.50</b>	mA

## ±5V Electrical Characteristics (Continued)

Note 4: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics.

Note 5: Human body model,  $1.5k\Omega$  in series with 100pF.

Note 6: Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C.

Note 7: The maximum power dissipation is a function of  $T_{J(MAX)}$ ,  $\theta_{JA}$ , and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(MAX)} - T_A) / \theta_{JA}$ . All numbers apply for packages soldered directly onto a PC board.

Note 8: Typical values represent the most likely parametric norm.

Note 9: All limits are guaranteed by testing or statistical analysis.

Note 10: Positive current corresponds to current flowing into the device.

Note 11: Slew rate is the average of the rising and falling slew rates.

Note 12: Machine Model,  $0\Omega$  in series with 200pF.


Note 13: Short circuit test is a momentary test. See Note 14.


Note 14: Output short circuit duration is infinite for V<sub>S</sub> < 6V at room temperature and below. For V<sub>S</sub> > 6V, allowable short circuit duration is 1.5ms.

Note 15: Offset voltage average drift determined by dividing the change in VOS at temperature extremes by the total temperature change.

## **Connection Diagrams**


# SOT23-5 (LMH6642) OUTPUT 1 5 V+ V 2 + IN 3 4 - IN 20089461






SOIC-8 and MSOP-8


## SOIC-14 and TSSOP-14 (LMH6644)




## **Closed Loop Frequency Response for Various Supplies**




## Closed Loop Gain vs. Frequency for Various Gain




#### Closed Loop Gain vs. Frequency for Various Supplies




## Closed Loop Gain vs. Frequency for Various Gain



## Closed Loop Frequency Response for Various Temperature




## Closed Loop Frequency Response for Various Temperature



20089434


otherwise specified. (Continued)

## Large Signal Frequency Response




20089447


## Closed Loop Frequency Response for Various Supplies



 $V_{OUT}$  ( $V_{PP}$ ) for THD < 0.5%




## Closed Loop Small Signal Frequency Response for Various Supplies





20089446

## ±0.1dB Gain Flatness for Various Supplies




20089445






20089408

otherwise specified. (Continued)




## Open Loop Gain/Phase for Various Temperature




20089432

## Open Loop Gain/Phase for Various Temperature




HD2 (dBc) vs. Output Swing




20089414

## HD3 (dBc) vs. Output Swing




HD2 vs. Output Swing




20089404

otherwise specified. (Continued)




## THD (dBc) vs. Output Swing




20089406

## Settling Time vs. Input Step Amplitude (Output Slew and Settle Time)




Input Noise vs. Frequency




20089412

## $V_{\text{OUT}}$ from V+ vs. $I_{\text{SOURCE}}$





## V<sub>OUT</sub> from V<sup>-</sup> vs. I<sub>SINK</sub>



20089419


otherwise specified. (Continued)






20089416


Swing vs.  $V_S$ 



Output Sinking Saturation Voltage vs.  $I_{OUT}$ 









20089417

## Short Circuit Current (to V<sub>S</sub>/2) vs. V<sub>S</sub>




Output Sourcing Saturation Voltage vs.  $I_{OUT}$ 




20089401


## Closed Loop Output Impedance vs. Frequency $A_V = +1$




## CMRR vs. Frequency




## V<sub>OS</sub> vs. V<sub>OUT</sub> (Typical Unit)




## **PSRR vs. Frequency**



# Crosstalk Rejection vs. Frequency (Output to Output)




## V<sub>OS</sub> vs. V<sub>CM</sub> (Typical Unit)




20089427


## $\rm V_{OS}$ vs. $\rm V_{S}$ (for 3 Representative Units)




## $V_{OS}$ vs. $V_{S}$ (for 3 Representative Units)




20089424




V<sub>OS</sub> vs. V<sub>S</sub> (for 3 Representative Units)




20089423




20089425




20089428




## **Small Signal Step Response**




## Large Signal Step Response




## Large Signal Step Response




## **Small Signal Step Response**




## **Small Signal Step Response**




## **Small Signal Step Response**



## Large Signal Step Response




## Large Signal Step Response




20089460

## **Small Signal Step Response**



2008943

## Large Signal Step Response



## **Application Notes**

#### CIRCUIT DESCRIPTION

The LMH664XEP family is based on National Semiconductor's proprietary VIP10 dielectrically isolated bipolar process.

This device family architecture features the following:

- Complimentary bipolar devices with exceptionally high f<sub>t</sub>
   (~8GHz) even under low supply voltage (2.7V) and low
  bias current.
- A class A-B "turn-around" stage with improved noise, offset, and reduced power dissipation compared to similar speed devices (patent pending).
- Common Emitter push-push output stage capable of 75mA output current (at 0.5V from the supply rails) while consuming only 2.7mA of total supply current per channel. This architecture allows output to reach within millivolts of either supply rail.
- Consistent performance from any supply voltage (3V-10V) with little variation with supply voltage for the most important specifications (e.g. BW, SR, I<sub>OUT</sub>, etc.)
- Significant power saving (~40%) compared to competitive devices on the market with similar performance.

#### **Application Hints**

This Op Amp family is a drop-in replacement for the AD805X family of high speed Op Amps in most applications. In addition, the LMH664XEP will typically save about 40% on power dissipation, due to lower supply current, when compared to competition. All AD805X family's guaranteed parameters are included in the list of LMH664XEP guaranteed specifications in order to ensure equal or better level of performance. However, as in most high performance parts, due to subtleties of applications, it is strongly recommended that the performance of the part to be evaluated is tested under actual operating conditions to ensure full compliance to all specifications.

With 3V supplies and a common mode input voltage range that extends 0.5V below V $^-$ , the LMH664XEP find applications in low voltage/low power applications. Even with 3V supplies, the -3dB BW (@  $A_V = +1$ ) is typically 115MHz with a tested limit of 80MHz. Production testing guarantees that process variations with not compromise speed. High frequency response is exceptionally stable confining the typical -3dB BW over the industrial temperature range to  $\pm 2.5\%$ .

As can be seen from the typical performance plots, the LMH664XEP output current capability (~75mA) is enhanced compared to AD805X. This enhancement, increases the output load range, adding to the LMH664XEP's versatility.

Because of the LMH664XEP's high output current capability attention should be given to device junction temperature in order not to exceed the Absolute Maximum Rating.

This device family was designed to avoid output phase reversal. With input overdrive, the output is kept near supply rail (or as closed to it as mandated by the closed loop gain setting and the input voltage). See *Figure 1*:




FIGURE 1. Input and Output Shown with CMVR Exceeded

However, if the input voltage range of -0.5V to 1V from  $V^+$  is exceeded by more than a diode drop, the internal ESD protection diodes will start to conduct. The current in the diodes should be kept at or below 10mA.

Output overdrive recovery time is less than 100ns as can be seen from *Figure 2* plot:




FIGURE 2. Overload Recovery Waveform

## **Application Notes** (Continued)

# SINGLE SUPPLY, LOW POWER PHOTODIODE AMPLIFIER

The circuit shown in *Figure 3* is used to amplify the current from a photo-diode into a voltage output. In this circuit, the emphasis is on achieving high bandwidth and the transimpedance gain setting is kept relatively low. Because of its high slew rate limit and high speed, the LMH664XEP family lends itself well to such an application.

This circuit achieves approximately 1V/mA of transimpedance gain and capable of handling up to  $1\text{mA}_{pp}$  from the photodiode. Q1, in a common base configuration, isolates the high capacitance of the photodiode ( $C_{\rm d}$ ) from the Op Amp input in order to maximize speed. Input is AC coupled through C1 to ease biasing and allow single supply operation. With 5V single supply, the device input/output is shifted to near half supply using a voltage divider from  $V_{\rm CC}.$  Note that Q1 collector does not have any voltage swing and the Miller effect is minimized. D1, tied to Q1 base, is for temperature compensation of Q1's bias point. Q1 collector current was set to be large enough to handle the peak-to-peak photodiode excitation and not too large to shift the U1 output too far from mid-supply.

No matter how low an  $R_f$  is selected, there is a need for  $C_f$  in order to stabilize the circuit. The reason for this is that the Op

Amp input capacitance and Q1 equivalent collector capacitance together ( $C_{\text{IN}}$ ) will cause additional phase shift to the signal fed back to the inverting node.  $C_{\text{f}}$  will function as a zero in the feedback path counter-acting the effect of the  $C_{\text{IN}}$  and acting to stabilized the circuit. By proper selection of  $C_{\text{f}}$  such that the Op Amp open loop gain is equal to the inverse of the feedback factor at that frequency, the response is optimized with a theoretical 45° phase margin.

$$C_F = \sim SQRT[(C_{IN})/(2\pi \cdot GBWP \cdot R_F)]$$
(1)

where GBWP is the Gain Bandwidth Product of the Op Amp Optimized as such, the I-V converter will have a theoretical pole,  $f_p$ , at:

$$f_P = SQRT[GBWP/(2\pi R_F \cdot C_{IN})]$$
(2)

With Op Amp input capacitance of 3pF and an estimate for Q1 output capacitance of about 3pF as well,  $C_{\text{IN}}$  = 6pF. From the typical performance plots, LMH6642EP/6643EP family GBWP is approximately 57MHz. Therefore, with  $R_{\text{f}}$  = 1k, from Equation 1 and 2 above.

$$C_f = \sim 4.1 pF$$
, and  $f_p = 39 MHz$ 




FIGURE 3. Single Supply Photodiode I-V Converter

## **Application Notes** (Continued)

For this example, optimum  $C_f$  was empirically determined to be around 5pF. This time domain response is shown in *Figure 4* below showing about 9ns rise/fall times, corresponding to about 39MHz for  $f_p$ . The overall supply current from the +5V supply is around 5mA with no load.




FIGURE 4. Converter Step Response (1VPP, 20 ns/DIV)

# PRINTED CIRCUIT BOARD LAYOUT AND COMPONENT VALUES SECTIONS


Generally, a good high frequency layout will keep power supply and ground traces away from the inverting input and output pins. Parasitic capacitances on these nodes to ground will cause frequency response peaking and possible circuit oscillations (see Application Note OA-15 for more information). National Semiconductor suggests the following evaluation boards as a guide for high frequency layout and as an aid in device testing and characterization:


Device	Package	Evaluation Board PN
LMH6642MF	SOT23-5	CLC730068
LMH6642MF	8-Pin SOIC	CLC730027
LMH6643MA	8-Pin SOIC	CLC730036
LMH6643MA	8-Pin MSOP	CLC730123
LMH6644MA	14-Pin SOIC	CLC730031
LMH6644MA	14-Pin TSSOP	CLC730131

These free evaluation boards are shipped when a device sample request is placed with National Semiconductor.

Another important parameter in working with high speed/ high performance amplifiers, is the component values selection. Choosing external resistors that are large in value will effect the closed loop behavior of the stage because of the interaction of these resistors with parasitic capacitances. These capacitors could be inherent to the device or a byproduct of the board layout and component placement. Either way, keeping the resistor values lower, will diminish this interaction to a large extent. On the other hand, choosing very low value resistors could load down nodes and will contribute to higher overall power dissipation.

## Physical Dimensions inches (millimeters) unless otherwise noted







CONTROLLING DIMENSION IS INCH VALUES IN [ ] ARE MILLIMETERS

MF05A (Rev B)


5-Pin SOT23 NS Package Number MF05A






8-Pin SOIC NS Package Number M08A

# Physical Dimensions inches (millimeters) unless otherwise noted (Continued)




8-Pin MSOP **NS Package Number MUA08A** 

MUA08A (Rev E)



14-Pin SOIC **NS Package Number M14A** 

## Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



14-Pin TSSOP NS Package Number MTC14

## LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

## **BANNED SUBSTANCE COMPLIANCE**

National Semiconductor certifies that the products and packing materials meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no "Banned Substances" as defined in CSP-9-111S2.



National Semiconductor Americas Customer Support Center

Email: new.feedback@nsc.com Tel: 1-800-272-9959

www.national.com

National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530 85 86

Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 69 9508 6208
English Tel: +44 (0) 870 24 0 2171
Français Tel: +33 (0) 1 41 91 8790

National Semiconductor
Asia Pacific Customer
Support Center
Email: ap.support@nsc.com

National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560